Abstract-The trend towards ever more powerful and faster processors has led to an enormous increase in power consump tion. This paper focuses on scheduling tasks in a heterogeneous environment with DVS enabled processors to minimize both execution time and energy consumed. The proposed algorithm, called Energy-Dynamic Level Scheduling (EDLS), favors low energy consuming processors by introducing a cost factor that affects scheduling decisions. Our scheme allows for trade offs between energy consumption and the desired performance.
I. INTRODUCTION
Today's data centers are hardly scalable. They are simply too large and consume too much power. They have huge footprint and consume several megawatts (MW) of power; One megawatt costs about one million dollars per year. Several studies have revealed that improving energy and power efficiency is the most formidable challenge facing the development of new data centers and exaflop mUltiprocessor systems [I] . Conceiving and building such systems requires reducing power by three order of magnitude and therefore pose technical challenges at all levels of the computing stack, including circuits, architecture, software systems, and applications. Among the schemes that researchers have ex amined to control power are processor throttling also known as Dynamic Vo ltage Scaling (DVS). A processor typically consumes from third to half of the node's total power [2] . Today's modern processors have the ability to operate at different voltages and switch between them dynamically. Consequently, Dynamic Vo ltage Scaling technologies such as Intel SpeedStep and AMD PowerNOW! has provided reduced power consumption and prolonged battery life for laptops and handheld devices.
In this paper, we consider schemes aim at reducing dynamic power of a processor. Total power consumed by a processor is the sum of the static and dynamic power 978-1-4244-7614-51101$26.00 ©2010 IEEE dissipation. The processor's dynamic Power is given by [3] P = Ce J x vld X f (1) where Ce J is the effective switching capacitance, Vdd is the supply voltage and f is the processor clock frequency. The processor clock frequency is linearly related to the supply voltage f = k X (Vdd -VtY /Vdd, where k is a constant and VIc is the threshold voltage. Hence, the energy consumed by a processor to execute task Ti is Ei = Ce J x Vl d X CYi,
where CYi is the number of cycles required to execute the task. Since decreasing the processor speed correlates linearly with decreasing the voltage supply, it reduces the power consumed cubically and energy quadratically, but at the cost of linearly increasing the task's latency.
Task scheduling to meet performance parameters such as time and power is an NP-Complete problem [4] . There fore, many heuristics have been developed for real-time scheduling algorithms [5] , [6] , [7] , [8] . Scheduling tasks in a heterogeneous environment presents additional constraints due to different performance and energy management char acteristics of different processors and cores. On the up side, a heterogeneous computing environment does provide a sig nificant opportunity to meet today's mandated performance and power requirements. Therefore, researchers [9] , [10] have explored energy-efficient scheduling for heterogeneous systems. Unfortunately, these algorithms mainly focus on minimizing the energy consumption, while the execution time becomes secondary.
Our scheme is an extension of Sih and Lee's [11] earlier scheduling algorithm called the Dynamic Level Scheduling (DLS) algorithm. The DLS algorithm is shown especially effective when selecting the task and processor at the same time [11] . A number of researchers have implemented vari ation of the DLS algorithm [12] , [13] . Our scheme, called the Energy Dynamic Level Scheduling (EDLS), utilizes both time and energy to make scheduling decision. The resultant energy saving can have some adverse effect on the overall execution time. However, our scheme does provide a control to tradeoff between the execution time and energy saving.
The rest of the paper is organized as follows. Notation and definitions are given in the next section. In Section III, we review the DLS algorithm through an example case. Section IV and V describe the EDLS and Measured EDLS schemes, and show the relationship between energy con sumption and the scheduling of tasks. In Section VI, we outline and analyze our experimental results. Finally, con cluding remarks are given in Section VII.
II. NOTATION AND DEFINITIONS
We make the following assumptions. Applications have DAG form and are periodic. Moreover, the system consists of a network of interconnected heterogeneous processors. These processors run at a single speed throughout the application. Figure 1 shows a typical DAG application ..
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III. DLS ALGORITHM
The Dynamic Level Scheduling Algorithm (DLS) is de veloped by Sih and Lee [11] . For the sake of completion, in this section, we briefly describe it through an example case. Figure 1 illustrates a DAG with 10 tasks labeled
To to Tg with their dependencies. Let's consider a pool of 3 processors P = {PI, P2, P3}, where the speeds are SPI = {Sd and SP2 = {SI, S2} and SP3 = {SI, S2, S3}, respectively. The relative speed-power characteristics of these processors are as depicted in Figure 2 . Our power and speed models for different processors is rather simple, but effective. In fact, we are not interested in accurate simu lations of the real consumed power or execution time, but rather, in a comparative analysis among different algorithms. Since decreasing the processor speed correlates linearly with decreasing the voltage supply, from Equation 1, it follows that power consumed is cubically correlated with the speed of the processor. Hence, the values of the execution time and the consumed power of tasks on each processor can be represented using Equation 2.
Subsequently, for our example in Figure 2 , we have chosen a family of processors with three power settings, consistent with the existing technology [14] . Moreover, we have chosen the typical execution of tasks within the fastest processor to be about 10 ms. Using Equation 2, we can estimate the execution of the processors at different power setting by noting that:
Note that, P3@S3, P2@S2, and Pl@SI are given similar execution time and power characteristics. The DLS algorithm is designed to schedule a DAG onto a set of heterogeneous processors in order to minimize the execution time of the application. The algorithm considers the execution time of the tasks as well as the interprocessor communication overhead, while mapping the tasks onto the processors. The algorithm determines when it is appropriate to make matching and scheduling decisions and not when to schedule a particular task. There are many processor-speed combinations that one can choose from. In this example, let's consider P1@Sl, P2@Sl, P3@Sl. In other words all three processors are run at maximum speed throughout the application.
At each scheduling step, the DLS algorithm chooses the next task to schedule and the processor on which the task is to be executed. This is done by finding the Ready Task and processor pair that have the highest cost function, called Dynamic Level, and specified by Equation 4. SL is the largest sum of the execution times along a directed path for a task Ti to an end task over all end tasks. SL gives priority to tasks that are farther away from the end task(s). DA is the earliest time that all the data required by a task is available at the processor and TF represents the time that the last task assigned to the processor finishes execution. The maximum term between DA and TF is chosen so the task which takes longer time to be ready is penalized. Finally, � accounts for the speed difference between the processors, allowing the processors with higher � to process the task faster.
As the first step of the DLS Algorithm, the Static Level is calculated based on the median execution time of tasks among different processors. For example, from Tables I and II, In the beginning, the only Ready Task is Task 0 and all three processors are available for execution. This implies that the Processor Ready Time (TF) and Data Ready Time (DA) are zero. The DLS picks the task-processor pair with the highest Dynamic Level. The Dynamic Levels for Task o and three processors are calculated using Equation 4 and the results are shown in Table IV. From the table, Task 0   Table IV Figure 3 . Scheduling using DLS algorithm consumed is 2.092 Joules, which is determined by adding the consumed energy of individual scheduled task-processor pairs, as specified by Tables I and II . From Figure 3 , all tasks are assigned to processors 2 and 3. This is because the DLS algorithm favors the task-processor pairs with shortest execution time and Processor I is a slower (albeit more energy efficient) processor per Figure 2 .
IV. EDLS ALGORITHM
In this section, we present an energy-efficient DLS al gorithm (EDLS). This is done by modifying the DL cost function to favor processors with low-power capability. Hence, we introduce a new Energy Dynamic Level (EDL) for Task n on Processor p.
The second term in Equation 5 is added to favor scheduling tasks on processors with lower energy consumption. Specif ically, Task n Energy on Processor p D:np = Max Energy by t ask n over all processors Note that D:np, for the task-processor pair with the highest consumed energy, would be 1, resulting in EDL = DL.
Other task-processor pairs, with lower consumed energy, result in D:np < 1. Subsequently, the lower value of D: would correspond to a proportional higher value of EDL than DL.
The EDLS scheduling algorithm is specified as follows. Table VI . Accordingly, Task 0 has the highest EDL for processor 1, and therefore is assign to it. Table VII . Accordingly, EDLll is the max imum and therefore Task 1 is assigned to Processor 1. Similar tables are easily generated for the subsequent steps to determine processor-task pair combinations. Figure  4 shows the resulting scheduling diagram for our example. The total energy consumed is the sum of consumed energy Figure 4 . Scheduling using EDLS of individual scheduled task-processor pairs by the EDLS algorithm, which would be 1.3 1. This amounts to about 34.51 % energy saving compared to the DLS algorithm. The tradeoff comes in the increased execution time. In this case, the overall execution time is increased by about 29.67%, which is due to the assignment of tasks onto slower, but more energy efficient Processor 1.
So far, we have only considered Pl@Sl, P2@Sl and P3@SI. However, in our example SPI = {Sd and SP2 = {SI, S2} and SP3 = {SI, S2, S3}. Hence, sixteen other processor-speed combinations exists. To get a general sense of energy versus execution delay characteristics, we repeat edly applied the EDLS algorithm to other processor-speed combinations. Table VIII compares the consumed energy for the DLS and EDLS algorithms for all seventeen processor speed combinations. This includes cases where one pro cessor is shut down (noted as speed 0 in the table). The table does not include the cases where only one processor is active, as this would lead to the same scheduling for both the DLS and the EDLS algorithms.
The right two columns of Table VIII indicate the resulting percent energy saving and percent slowdown in execution time, when scheduling Figure 1 tasks using the EDLS algorithm versus the DLS algorithm for each combination of processor and speed. For better illustration, the tabulated result is also depicted in Figure 5 .
Clearly, in most cases, the extra energy saving is accom panied with added execution time. However, the amount of extra execution time varies and depends on the combination of processors and speed. For example, by simply switching P2@SI to P2@S2, the energy saving is increased to about 45% (Case 4) for about the similar execution slow down as before (Case 1). On the otherhand, switching to P3@S2 (Case 2) can reduce the execution time penalty by half at the cost of modestly reducing the energy saving. Hence, the right combination of processors and speed is important in meeting the budgeted load and performance demands.
Our results indicate that higher heterogeneity of proces- sors correlates with higher energy saving. For combinations which are slightly homogeneous, the EDLS algorithm still outperforms the DLS algorithm; the EDLS algorithm saves some energy and finishes the application slightly faster than the DLS algorithm. Case 6 is such an example, where all three processors are running at their most energy efficient mode. In this case, the EDLS algorithm attains nearly 1.5%
energy saving while at the same time reducing the overall execution time by 3.1 %. Hence, the EDLS algorithm is very effective and outperforms the DLS algorithm in both the homogenous and heterogeneous environments .
V. MEA SURED EDLS
As the result of our last section demonstrated, often there is a tradeoff between saving energy and execution delay of tasks. Moreover, during certain computing periods, environmental condition or computing demand may change and adjustment may be required to accept less energy saving in favor of a faster execution delay or vice versa. To accommodate this, we introduce an operator controlled variable 0 ::; , ::; 1 and modify Equation 5 ,
Subsequently, we call the resulting scheme the Measured EDLS, where the same EDLS Algorithm is used, except instead of Equation 5, Equation 7 is used to calculate EDL. Note that , = 0 results in the DLS algorithm, and , = 1 would implement the EDLS algorithm. Hence, for a higher value of " the algorithm favors more energy efficient processors at the likely expense of higher computation time and vice versa.
To compare the performance of the Measured EDLS algorithm under varied " we re-examined our prior example and compared the cases under, = 0, 0.5, and 1. The result, as depicted in Figure 6 , shows that although the effectiveness of, varies from case to case, in about 65% of cases, the energy saving under , = .5 is comparable to the EDLS ( , = 1). Moreover, in these cases, there is no additional execution time penalty beyond, = 0.5. So far, our results demonstrate that both proper proces sors -speed combination and appropriate value for , are needed to create an appropriate computing environment, which would match the budgeted energy and performance demands. For a better insight, we next examine the ef fectiveness of the Measured EDLS example case under a wide range of , (0 ::; , ::; 2). Note that cases with , > 1 are added to examine the capacity of the Measured EDLS in attaining even higher energy saving. The results are depicted in Figure 7 . Accordingly, our result demonstrate that the effectiveness of, varies from case to case. However, based on Figure 7 (a), about 40% of the cases, the energy saving attained by , = 0.4 is comparable to the , = 1. For 0.5 ::; , ::; 1.1, to a lesser degree, additional energy saving is achieved. Further changes in , has little effect in the overall energy saving. As for the execution time, our result indicates that, in general, there is initially either no additional execution penalty or a reduction in the overall execution time. Moreover, in about 70% of the cases, there is no additional execution delay for, > 0.4 cases. Finally, in all cases, there is no additional execution penalty for , � 1 cases. Hence, the controlled operator " when used appropriately with processors -speed combination is beneficial in optimizing the energy usage while minimizing the execution penalty. 
VI. SIMULATION RESULTS
The result of our prior examples, while promising, rep resent scheduling a small task graph of Figure 1 on three processors. In this section, our JAVA-based simulator uti lizes Task Graphs For Free (TGFF) [15] to examine the performance of the EDLS algorithm under large randomly generated task graphs with varying execution time and power consumption. Our first case involves randomly generated 100 task DAG's that are to be scheduled onto a pool of five processors P = {Pl, P2, P3, P4, P5}, where SPl = {Sd, SP2 = {Sl, S2}, SP3 = {Sl, S2, S3}, SP4 = {Sl, S2, S3} and SP5 = {Sl, S2, S3}. The relative speed-power charac teristics of Pl,P2, and P3 are kept as before (Figure 2) , while P4 and P5 are designated as more high performance processors, as depicted in Figure 8 . Therefore, we used our For the given processor pool, there are 371 possible speed processor combinations, ranging from 2 to 5 processors and running at different speeds. For each case, our simulation algorithm picks a random DAG of 100 tasks and apply them to the DLS and the EDLS algorithms. To reduce the clutter, we have randomly selected the simulation results of a block of 100 (out of the 371 combinations), and displayed them in Figure 9 . The result replicates our findings in our earlier example. Namely, different processors -speed combinations exhibit different power saving and execution penalty characteristic. However, the larger pool of processors and a larger number of tasks seem to result in a higher percentage of energy saving. In fact, in some cases, up to 70% energy saving is attained. Compared to the example case, the percent execution time overhead also seem to have increased, however, to a lesser degree. As before, large energy saving is predominate in cases where the speed difference between the processors is more prominent.
We next repeated our simulations by varying the value of 0 :::; 'Y :::; 2. Five randomly selected cases were picked, as shown in Figure 10 . The results demonstrate that 'Y is more effective with larger DAG's and additional processors. Moreover, the majority of the energy saving can be attained with 'Y < . 4. Within this limit, the execution penalty will be less than 50%. To examine the scalability of the EDLS algorithm, we repeated our simulations with randomly selected 200 tasks onto the same pool of 5 processors. The 200 task DAG's were assigned similar properties as before. The result of five cases were randomly picked and shown in Figure 11 . The results show consistency with our prior simulations and indicate that the Modified EDLS is scalable as 'Y is effective in controlling execution overhead penalty while allowing to control the consumed energy.
VII. CONCLUSION
In this paper, we have have presented a scheme, called the Energy Dynamic Level Scheduling (EDLS). The scheme utilizes both time and energy to schedule tasks. The al gorithm attains a higher energy saving by rewarding task processor pairs which are more energy efficient. Our results demonstrate that the EDLS algorithm can significantly im prove the energy efficiency of a heterogeneous computing system. Moverover, with an appropriate processors -speed combination, the execution time penalty can be modest. In general, we have shown that a higher heterogeneity results in a higher energy saving, though, our EDLS algorithm outperforms the DLS algorithm even in a homogeneous computing environment. Our simulation results have re vealed that the EDLS algorithm is scalable and therefore can be effective in data centers. To control the execution penalty that we may incur, our Modified EDLS scheme utilizes an operator controlled variable 'Y, which adjusts the scheduling cost function. Our results have shown that the scheme is especially useful with larger task graphs.
